

IN THE CLAIMS:

Kindly cancel claims 1-24 and add new claims 25-28 as follows:

slb 6
4
-- 25. A method of fabricating a semiconductor device,
comprising the steps of:

5 providing a substrate having a doped
semiconductor region and a gate wiring, forming a lower
conductor structure, and forming an insulating layer
overlying said lower structure and having at least one
through opening extending to said lower conductor
structure; and

10 forming an upper conductor structure on the
insulating layer and causing the upper conductor
structure to be connected to the lower conductor
structure via the through opening;

wherein each said step of forming a conductor
structure is carried out by:

15 forming at least one layer of a metal, a
metal silicide, a metal nitride, a metal carbide, or a
conductive oxide film; and

20 performing a plating operation in order to
form a metal plating layer on the at least one layer, so
that the metal plating layer adheres to the at least one
layer.

26. A method as defined in claim 25 wherein the at
least one layer of the upper conductor structure contacts
the metal plating layer of the lower conductor structure.

2
27. A method of fabricating a semiconductor device,
comprising the steps of:

h 5 P1 providing a substrate having a doped
semiconductor region, a gate wiring, a lower conductor
structure, ^{which includes a metal plating layer} and an insulating layer overlying said lower
h structure, ^{and contacting metal plating layer} and having at least one through opening
extending to said lower conductor structure; and

10 P1 forming an upper conductor structure on the
insulating layer and causing the upper conductor
structure to be connected to the lower conductor
structure via the through opening;

P1 wherein said step of forming an upper conductor
structure is carried out by:

15 P2 forming at least one layer of a metal, a
metal silicide, a metal nitride, a metal carbide, or a
conductive oxide film;

20 P2 performing a plating operation in order to
form a metal plating layer on the at least one layer, so
that the metal plating layer adheres to the at least one
layer; and

P2 after said step of performing a plating
operation, performing a thermal treatment in order to
diffuse material from the plating layer into the at least
one layer.

35

3
28. A method of fabricating a semiconductor device,
comprising the steps of:

P1 providing a substrate having a doped
semiconductor region, a gate wiring, and an insulating
5 layer overlying said semiconductor region and having at
least one through opening; and

P1 forming a conductor structure on the insulating
layer and causing the conductor structure to extend into
the through opening;

10 P1 wherein said step of forming a conductor
structure is carried out by:

P2 forming at least one ^{conductor} layer of a metal, a
metal silicide, a metal nitride, a metal carbide, or a
conductive oxide film;

15 P2 forming a patterned resist layer on the at
least one conductor layer, the patterned resist layer
having at least one opening which exposes a part of the
at least one conductor layer;

20 P2 performing a plating operation in order to
form a metal plating layer on the at least one conductor
layer in the opening in the patterned resist layer, so
that the metal plating layer adheres to the at least one
conductor layer;

25 P2 removing the patterned resist layer; and
P2 removing portions of the at least one
conductor layer which are not covered by the metal
plating layer, by an etching operation, using the metal
plating layer as an etching mask.

36
4